Problems with Scaling Cu Interconnects and Near-term Alleviation with ALD Barrier

Pawan Kapur

Department of Electrical Engineering
Stanford University

November 21\textsuperscript{st}, 2002

kapurp@stanford.edu

This work funded by MARCO Interconnect Focus Center
Outline

• Cu Interconnect Scaling Induced Problems
  – Interconnect metrics

• Technology impact on interconnects
  (Near-term alleviation with ALD barrier)
  – Realistic Resistance
    • Cu diffusion Barrier
    • Electron Scattering
    • Comparison of Cu with Al
  – Capacitance: low-k may not be adequate

• Performance assessment with realistic parameters
  – Delay
  – Repeaters
  – Power

• Long-term solutions: novel communication mechanisms
  – Optical interconnects
Performance Metrics

• Signaling
  • Delay
  • Power dissipation
  • Bandwidth
  • Area
  • Self heating
  • Data reliability (Noise)
    • Cross talk
    • ISI: impedance mismatch

Reliability
  • Electromigration

• Clocking
  • Timing uncertainty (skew and jitter)
  • Power dissipation
  • Slew rate
  • Area

• Power Distribution
  • Supply reliability

Depend on R and C and L !
Interplay Between Signaling Metrics (I)

Simplistic formulae to see trends

\[ \tau \propto RC_{\text{inttot}} \]

\[ P = \alpha C_{\text{inttot}} V^2 f \propto C_{\text{inttot}} \]

\[ X_{\text{talk}} \propto \frac{C_{\text{IMD}}}{C_{\text{inttot}}} = \frac{1}{1 + \left( \frac{\varepsilon_{\text{ILD}}}{\varepsilon_{\text{IMD}}} \right) \frac{AR^2}{1}} \]

Minimum in power exists wrt AR

\[ C_{\text{inttot}} = C_{\text{ILD}} + C_{\text{IMD}} = 2l \left( \frac{C_{\text{ILD}}}{AR} + \varepsilon_{\text{IMD}}AR \right) \]

\[ R = \frac{\rho L}{(AR)W^2} \]
Interplay Between Signaling Metrics (II)

- AR increase (tradeoffs) =>
  - Better delay and electromigration
  - Worse power and cross talk
- In future increasing aspect ratio may not help
- Explains why AR dropped when Al to Cu switch

• Pay attention to different metrics simultaneously rather than just delay
• Design window quite complex
Motivation (I): Future Problems (Delay)

Simple Scaling Scenarios

• **Local:** Wires whose length shrinks
  • S1: AR maintained (3D shrink)
    • R up by \(\alpha\) **(worse)**
    • C down by \(\alpha\) (geometrical effect)
    • C down by low-k material
    • RC delay down as low-k
    • **Delay going up compare to gate delay**

• **Semiglobal/Global:** Length does not shrink
  • Much worse than local  (Will focus on global)

All types of signal wires delays are deteriorating wrt gate delay with scaling even with new low-k materials!
Motivation (II): Future Problems (Delay)


Careful about gate delay comparisons!
Is Copper/low-k Enough?: Long Term

- Old dielectric SiO$_2$ $K = 4$
- Polymers or air-gaps $K = 2 - 3$
- Ultimate limit is air with $K = 1$
Interconnect DC Resistance: Technology Effects with Scaling
Cu Resistivity: Effect of Line Width Scaling

Diffusion barrier

- Consumes progressively larger fractional area
  - Barrier thickness (BT) doesn’t scale
  - Higher AR => larger barrier area
- Technology dictates
  - Minimum thickness: reliability constraints
  - Profile: deposition technology

Electron surface scattering

- Reduced electron mobility with scaling
- Depends on
  - Ratio of $\lambda_{mfp}$ to thickness
  - Interface quality: Roughness (P)

> Resistivity of metal wires could be much higher than bulk value
> Problem is worse than anticipated in the ITRS roadmap
Cu Resistivity: Theoretical Background

• **Barrier Effect**

\[
\frac{\rho_b}{\rho_o} = \frac{1}{1 - \frac{A_b}{AR} \left( \frac{w}{2} \right)^2}
\]

• **Electron Surface Scattering Effect**

\[
\frac{\rho_s}{\rho_o} = \frac{1}{1 - \frac{3(1-P)\lambda_{mfp}}{2d} \left( \frac{1}{X^3} - \frac{1}{X^5} \right) \int_0^\infty \left( 1 - e^{-kX} \right) dX}
\]

- \( k = \frac{d}{\lambda_{mfp}} \)
- \( P \) (phenomenological parameter)
  - Surface properties
    - Rms roughness (asperity): temp., thickn.,
    - Surface potentials: film types
  - Incidence angles

Cu Resistivity: Experimental Results


Methodology for Resistivity Calculations

- **Surface scattering effect**
  - P from 0 to 1 in step of 0.25
  - Temperatures: 27°C and 100°C

- **Barrier profiles**
  - SPEEDIE
    - Different technologies
    - 180 to 35nm node geometry
    - Tiers
  - Two barrier thicknesses: 5 and 10nm
IPVD Profile Modeling Using SPEEDIE

Comparisons between SPEEDIE and experiments for Al deposition

Establishes SPEEDIE’s credibility for metal deposition profile simulation using IPVD
Methodology for Resistivity Calculations

SPEEDIE used to simulate barrier profiles

- Different technologies
- Different geometries: ITRS
  - 180 nm to 35 nm technology node
  - Local, semi-global, global
- Two barrier thicknesses: 5 and 10 nm
- Surface scattering effect

Most recently 1 and 3nm ALD barrier simulations

ALD most conformal => least barrier area => least resistivity
Cu Resistivity: Effect of Barrier Technology

Global Wires, Temp. = 100°C, P = 0.5, BT = 10nm->1nm

- ALD least resistivity rise
- ALD (10nm) and reasonable P = 0.5, resistivity = 3.2 μΩ-cm at 35nm
- 3nm ALD: 2.7 and 1nm ALD: 2.5 μΩ-cm
- Al resistivity rises slower than Cu. Cross over with Cu resistivity possible
- Increasing P, reduces resistivity only slightly
Semi-global & Local Interconnects

Temp.=100 °C, P=0.5, Barrier thickn. 10 nm->1nm

- Resistivity rises faster for local
- Cu exceeds Al resistivity

- 35 nm node: 10nm ALD 4.2 (semi-global), 5 µΩ-cm (local)
- 3nm ALD: 2.9 (semi-global)
  3.1µΩ-cm (local) at 35nm node

Big advantage with ALD
3nm or less!
Effect of Barrier Thickness: Global Wires

- Resistivity rises much faster with 10 nm

➢ A barrierless Cu technology is desirable
Cu Resistivity: Effect of Chip Temperature and $P$

- Higher temperature $\Rightarrow$ lower mobility $\Rightarrow$ higher resistivity
- Realistic Values at 35nm node: $P=0.5$, temp=100 °C
  - local $\sim 5 \mu\Omega$-cm
  - semi-global $\sim 4.2 \mu\Omega$-cm
  - global $\sim 3.2 \mu\Omega$-cm

➢ Low power circuits and better packaging technology needed
Summary of resistance per unit length at 35nm node

<table>
<thead>
<tr>
<th>Practical Constraint</th>
<th>Global Resist. ($\Omega$/mm)</th>
<th>Semi-global Resist. ($\Omega$/mm)</th>
<th>Local Resist. ($\Omega$/mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>None: ideal</td>
<td>35nm node</td>
<td>35nm node</td>
<td>35nm node</td>
</tr>
<tr>
<td>$\rho=1.7\mu\Omega$-cm</td>
<td>628</td>
<td>1773</td>
<td>3275</td>
</tr>
<tr>
<td>$P=0.5$, $BT=10$nm</td>
<td>1192 ($190%$)</td>
<td>4351 ($245%$)</td>
<td>9564 ($292%$)</td>
</tr>
<tr>
<td>$P=1$, $BT=10$nm</td>
<td>1123 ($179%$)</td>
<td>3942 ($222%$)</td>
<td>8490 ($259%$)</td>
</tr>
<tr>
<td>$P=0.5$, $BT=0$</td>
<td>908 ($145%$)</td>
<td>2668 ($151%$)</td>
<td>5030 ($154%$)</td>
</tr>
</tbody>
</table>

- Realistic Cu resistivity with technology constraints is much higher than the bulk value
- With 1 to 3nm ALD Barrier: significant reduction in resistivity
Interconnect Performance: In Light of Technology Effects
Delay: Nominal vs. Worst Case

Depends on switching condition on adjacent wires

• Nominal
  \[ C_{\text{inttot}} = C_{\text{IMD}} + C_{\text{ILD}} \]

• Worst Case
  \[ C_{\text{inttot}} = 2C_{\text{IMD}} + C_{\text{ILD}} \]

• Best Case
  \[ C_{\text{inttot}} = C_{\text{ILD}} \]

Not only total capacitance plays a role in delay, IMD plays a very important role.

\[ C_{\text{IMD}} \approx 70\% \text{ of } C_{\text{inttot}} \]
Cu Interconnect Delay: With and Without Repeaters

Repeaters Reduce delay enormously for long global link

A long global link w/o Repeaters

\[ t_{\text{total}} = 0.4 R_w C_w l^2 \]

- Repeaters give best possible interconnect delay
- Delay linear with length (quadratic without them)
- Delay scales much better
  - only sqrt depend. on deteriorating \( R_w \)
  - dependence on \( t_{\text{FO4}} \)
- But have power and area penalty

With Repeaters

\[ t_{\text{total}} = 5l \sqrt{r_o C_{nmos} R_w C_w} = 2l \sqrt{(0.4 R_w C_w)(t_{\text{FO4}})} \]

\[ l_{\text{opt}} = 3.24 \sqrt{\frac{r_o C_{nmos}}{R_w C_w}} \]

\[ S_{\text{opt}} = 0.58 \sqrt{\frac{r_o C_w}{R_w C_{nmos}}} \]
Signaling Wire Delay Modeling With Repeaters

- ALD Barrier likely to be used in the future
  - 66 and 93ps/mm at 50 and 35nm, resp.
  - 30% more than with ideal Cu $\rho$
    at 50nm node

  Also have Power and Area penalties
  Pushing bottleneck to power!

- Even with repeaters, 7.5X Clock at 35nm node
  8X increase compared to 180nm node
  - 3X from clock speed
  - 1.85X from delay per mm
  - 1.45X from length increase

- Worst case delay
  - 11 times clock period at 35 nm
Chip Power Breakdown & Future Power Problems

- Dynamic Power: $\alpha CV^2f$
- Leakage power: devices
- Short circuit power during switching
- Analog components: static power

- Interconnect power
  - $C_{int}$: dissipated in devices
  - $R_{int}$: Joule heating (makes things worse)

Dynamic Power

- Clocking
  - Latches
    - Clocking Interconnects
  - Devices
    - Logic
    - Memory
    - Signaling Interconnects
- Signaling
- I/O
  - Buffers
  - Off-chip load

- Interconnect and clock power further adds to this problem
- Clock frequency limited not by delay but by power?
  - Clock frequency $\sim$ 16FO4 delays
  - $(CV^2f + P_{static}) < (\Delta T)(\text{Area/thermal resistance})$

V. Swerdlov et. al., IEEE Intern. SOI Conf., 2001
Number of Repeaters Required

• ITRS wire dimensions: justified based on barely enough metal levels to fit the wires
• Separation of memory and logic area because different wire length distributions
• Rent’s rule based distribution for logic area

➢ Additional power will be consumed by repeaters
Global Signaling Wire: Repeater Power Penalty

Exorbitant power signaling wires at future nodes (50nm)

- Global Wires = 60 Watts (p=0.55)
- Repeaters = 60 Watts (p=0.55)
- 120W for just global signaling wires

Delay optimal repeaters ~ double power consumption of the wire
- Global wire power same as above
Global Signaling Wire: Repeater Power minimization With Delay Tradeoff

- Tolerable delay penalty depends on architecture
- Still 20W of power dissipation due to repeaters at 50nm node
- With about 20% more delay power dissipation by global wires with repeaters on them is now \( \sim 60 + 20 = 80\text{W} \) at 50nm node
An Interesting Point about Interconnect Performance

Are inhomogeneous dielectrics better than homogeneous low-k?

• Cross talk better

• Delay could be better
  • Yes total cap would be lower with homogeneous but…
    improvement small cuz ILD is small fraction of total

• Heat dissipation would be poorer and rise in resistance due to a higher temperature could offset above cap. advantage
Summary: Signaling Metal Wire Performance with Scaling

• Latency of metal based interconnects rises

• Power also rises

• Niche for Other Technologies?

⇒ Can we do better delay and power with optics (we will see)
Long-term Alternatives: Optics?

- Signal wires:
  - Reduce delay?
  - Power?
- Clock distribution
  - Reduce jitter?
  - Reduce skew?
  - Reduce clock distribution power (50-60% of total power on chip)
Signaling Application

Electrical components

Optical components

**Optical Communication System**

\[ t_{\text{opt}} = t_{\text{trans}} + t_{\text{wg}} + t_{\text{rec}} \]

Electrical Interconnect with repeaters

**Electrical Communication System**
Optical Vs. Electrical Wires: Delay

- Optical Interconnects are faster than repeated wires beyond a length well within chip size.
- However for Signaling both delay and power are important.
- 1.8 mW is approximately power dissipated by a repeated chip edge long wire.

**IOP**: Incident Optical Power at the receiver

**Practical Cu**: ALD Barrier, Barrier Thickness=10nm, temperature=100 °C, Surface Scattering parameter (P)=0.5

- **50nm Node**
  - Critical length above which optical System is faster than even the electrical (Cu) repeated wires.

- **Electrical (Cu) Delay With Optimized Repeaters**
- **Electrical (Cu) Delay W/O Repeaters**

- **RPD=5.3mW, IOP=240 µW**
- **RPD=1.8mW, IOP=75 µW**
- **Total Optical System Delay, Cdet=250fF**
Optical Vs. Electrical Wires: Delay & Power

- **Longer lengths**: optics both power and delay advantage
- **Shorter lengths**: diminishing delay advantage and power disadvantage

Alternate architecture using wires more efficiently (higher SA) can give huge power as well as delay advantages with optics

Stanford University

November 21st, 2002

Pawan Kapur, ERC Teleseminar
Clock Application: Incremental Approach

Optical power

Photo-detector

C_{det}

C_f

R_f

V_{out}

Additional gain stage for CMOs level output

Level 2 of penetration

Optical clock source

Level 1 of penetration

Optical Receivers at spine locations

Technology Node=100nm

Power Dissipation (mW)

Input optical Power (mW)

10^1

10^2

10^3

10^4

Lower Detector Capacitance and higher IOP for low Receiver power Dissipation

Metal Wires: grid

Wireless global

Metal Wires: H-tree

Optical global H-tree (This work)

C_{det}=1pF

C_{det}=0.75pF

C_{det}=0.5pF

C_{det}=0.25pF

Summary

• Conventional Interconnects: Challenges and Limitations
  – Realistic resistance modeling at future nodes
    • Barrier & surface scattering effects vital in dictating Cu effective resistivity
    • Cu effective $\rho$ rises dramatically at all tiers: technology effects
      • ALD 3nm or less helps alleviate some problems but only near-term
    • A barrierless tech. as well as low temperature very beneficial
  – Realistic Interconnect Delay modeling in future
    • Delay rises significantly compared to clock period even with repeaters
  – Interconnect Power also rises in future
    • Delay optimized repeaters double the wire power

• Future Recommendations and identification of key technological concentration
  – Need for barrierless technology, new ultra cooling mechanism (lower wire temperature) and interface technology yielding P values close to 1
  – Optical Interconnects promising for longer links: Delay and Power