

# **Nano-Scale Zirconia and Hafnia Dielectrics Grown by Atomic Layer Deposition: Crystallinity, Interface Structures and Electrical Properties**

**Hyoungsub Kim<sup>1,2</sup>, Paul C. McIntyre<sup>1</sup>, and Krishna C. Saraswat<sup>2</sup>**

<sup>1</sup>Materials Science and Engineering, Stanford University

<sup>2</sup>Electrical Engineering, Stanford University

**Acknowledgement:** Chi On Chui (EE, Stanford)

Dr. Ann Marshall (MSE, Stanford)

Prof. Susanne Stemmer (MSE, UCSB)


Dr. Mann-Ho Cho (KRISS, KOREA)

**Funding:** Stanford Graduate Fellowship (Mayfield Group), ERC


# Outline

- Introduction
- Experimental
- ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Silicon Substrates
- ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Germanium Substrates
- Conclusions

# The Need for High- $k$ Gate Dielectrics




A. I. Kingon et al., Nature **406**, 1032 (2000).



S.-H. Lo et al., IEEE Electron Device Lett. **18**, 209 (1997).

- The scaling of metal-oxide-semiconductor (MOS) devices to sub-nanometer feature sizes requires **thin gate insulators**.
- **Leakage current** caused by electron tunneling increases exponentially with decreasing dielectrics thickness.
- Using high- $k$  materials allows deposition of thick films with an effective thickness equivalent to thin SiO<sub>2</sub> films.

# Benefits of High- $\kappa$ Gate Dielectrics



Higher- $\kappa$  film  $\Rightarrow$  thicker gate dielectric  $\Rightarrow$  lower leakage and


$$C_{ox} = \frac{\kappa \epsilon_0 A}{t_{ox}} \Rightarrow t_{high-\kappa} = \left( \frac{\kappa_{high-\kappa}}{\kappa_{SiO_2}} \right) \cdot t_{SiO_2}$$

power dissipation with  
the same capacitance

What factors need to be included in choosing  
a high- $k$  replacement?

# Desirable High- $k$ Gate Dielectric Properties


Material Properties	Electrical Properties
$k > 15$ ; uniform	Equivalent $\text{Tox} < 1 \text{ nm}$
Thermally stable on Si (no need for barrier layer)	Low leakage current at the same equivalent $\text{Tox}$
No reaction with electrode (stop B penetration if poly-Si)	No mobility degradation (low interface trap density)



Ref.) Beyers et.al, J.Appl.Phys., 56, 147(1984)

Material	$\text{SiO}_2$	$\text{ZrO}_2/\text{HfO}_2$	Silicate (Zr,Hf)
Dielectric Constant	3.9	~25	15 ~ 25
Band Gap (eV)	8.9	~5.7	~6


# Atomic Layer Deposition



- Surface saturation controlled process
- Layer-by-layer deposition process
- Excellent film quality and step coverage

# Experimental Conditions


- Deposition system



- Cold wall and resistive heating type ALD system
- Load-lock and high vacuum chamber ( $\sim 10^{-8}$  Torr)
- Solid (ZrCl<sub>4</sub>/HfCl<sub>4</sub>) and liquid source (H<sub>2</sub>O) delivery system



- Deposition parameters

- Process temperature : 300°C
- Process pressure : 0.5 Torr
- Source temperature :
  - H<sub>2</sub>O (liquid) = R.T.
  - ZrCl<sub>4</sub>/HfCl<sub>4</sub> (solid) = 150°C




# Growth Kinetics of ALD-ZrO<sub>2</sub> and HfO<sub>2</sub>

- Linear growth rate (sub-monolayer growth rate)





- Independent of precursor pulsing time





# ALD of Metal Oxide Gate Dielectrics

- Excellent film quality and step coverage

RMS roughness < 0.15nm  
for 3nm  $\text{ZrO}_2$  &  $\text{HfO}_2$



Excellent conformality : ~100% on A/R 10



$\text{HfO}_2$  (10nm)/Ge-nanowire (20 nm diameter)

# Outline

- Introduction
- Experimental
- ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Silicon Substrates
  - Microstructural and electrical properties of ZrO<sub>2</sub> and HfO<sub>2</sub>
  - Crystallization kinetics of ALD-HfO<sub>2</sub> using *in-situ* TEM
  - Effect of crystallization of ALD-HfO<sub>2</sub> on the electrical properties using *in-situ* and *ex-situ* annealing
  - Interface engineering using reactive metal electrodes
- ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Germanium Substrates
- Conclusions

# Microstructure of ALD-ZrO<sub>2</sub> on SiO<sub>2</sub>/Si Substrate

ZrO<sub>2</sub>=29 Å

ZrO<sub>2</sub>=43 Å

ZrO<sub>2</sub>=82 Å

ZrO<sub>2</sub>  
Chemical oxide

Si


5 nm

5 nm


5 nm

*Thin ZrO<sub>2</sub> < 140 Å*

*Thick ZrO<sub>2</sub> > 140 Å*




Tetragonal




Monoclinic + Tetragonal

- As-deposited ALD-ZrO<sub>2</sub> is polycrystalline.
- Thin ZrO<sub>2</sub> has “tetragonal” phase; monoclinic phase present in thicker films (> 140 Å).
- ZrO<sub>2</sub> is composed of small nanocrystallites.

# Microstructure of ALD-HfO<sub>2</sub> on SiO<sub>2</sub>/Si Substrate





As-deposited





- As-deposited ALD-HfO<sub>2</sub> is **amorphous**.
- Fully crystallized HfO<sub>2</sub> is a mixture of monoclinic and a small amount of tetragonal phase.

# C-V Characteristics of ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Si





- ZrO<sub>2</sub> / HfO<sub>2</sub> film were grown at 300°C on chemical SiO<sub>2</sub> (~15Å).
- Series Pt electrode/ZrO<sub>2</sub> or HfO<sub>2</sub>/p-Si/Backside Al structure.
- Forming gas anneal (400°C, 30min, 4% H<sub>2</sub>/N<sub>2</sub>).
- Small CV hysteresis (< 30mV) for thicker films: indicates relatively low defect density of bulk traps produced by limiting Cl impurity content.

# J-V Characteristics of ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Si




- Lower dielectric constant observed for ALD-HfO<sub>2</sub>, possibly caused by a lower film density, as determined by x-ray reflectivity.
- Low leakage (trap assisted tunneling current) cf. SiO<sub>2</sub> for a similar EOT.
- No difference of leakage current mechanism between polycrystalline ZrO<sub>2</sub> and amorphous HfO<sub>2</sub> according to the leakage current density data measured as a function of temperature and applied bias .

# Crystallization of ALD-HfO<sub>2</sub>: Thermal Annealing





- Crystallization observed at  $\sim 500^\circ\text{C}$  in isothermal anneals; major phase is monoclinic mixed with tetragonal (30Å HfO<sub>2</sub> deposited at 300°C on 25Å thermal SiO<sub>2</sub>).

# Nano-crystalline Microstructure of ALD-HfO<sub>2</sub> after Thermal Annealing



- After complete crystallization  
(700°C, N<sub>2</sub>, 30min anneal)
- Very fine subgrain structure present with numerous twin boundaries, surrounded by large-angle grain boundaries.



# *In-Situ* Crystallization Kinetics of ALD-HfO<sub>2</sub>



- In-situ anneal at 520°C using 30 Å HfO<sub>2</sub> on 25 Å thermal SiO<sub>2</sub>.
- Preliminary analysis shows 2-D (radial) growth with decreasing nucleation rate.
- Avrami isothermal transformation kinetics:  $F = 1 - \exp[-(kt)^n]$  n~2.2

17


# Effects of $\text{HfO}_2$ Crystallization on Electrical Properties (*ex-situ* annealing)



- Sample structure : 3nm  $\text{HfO}_2$  on 2.5nm thermal  $\text{SiO}_2$ .
- After 700°C, capacitance decreases due to the interfacial oxide growth. \*
- No significant increase in trap assisted tunneling leakage current resulting from crystallization.



\* Reagent-grade N<sub>2</sub> ambient contains ~ 1 ppm O<sub>2</sub>.

# Effects of $\text{HfO}_2$ Crystallization on Electrical Properties (low pressure *in-situ* annealing)




- Sample structure :  $\sim 4$  nm  $\text{HfO}_2$  on  $1.5$  nm chemical  $\text{SiO}_2$ .
- Low pressure ( $\sim 1.3$  Tor) *in-situ* anneal to minimize interfacial  $\text{SiO}_2$  growth.
- No significant increase in trap assisted tunneling leakage current resulting from crystallization.

# Effects of $\text{HfO}_2$ Crystallization on Electrical Properties (low pressure *in-situ* annealing)





- Leakage current was measured at different measurement temperature.
- No difference of leakage current mechanism between amorphous and crystallized  $\text{HfO}_2$ .
- TAT(Trap-assisted tunneling) is the dominant leakage current mechanism.

# Electrical Properties of High- $k$ Dielectrics with Different Metal Electrodes





- Metal electrodes : Pt (50 nm), Al (100 nm), Pt(50 nm)/Ti(30 nm).
- Ti-electroded samples show  $4 \sim 5 \text{ \AA}$  smaller EOT compared to Pt-electroded samples.
- Al-electroded samples have higher EOT due to the interfacial reaction between Al and high- $k$  gate dielectric.
- Reasonably low leakage current densities.



# Interface Structures: Reactive Metal Electrodes


STEM : collaboration with Prof. Susanne Stemmer (UCSB)



- 8 Å-thick reacted layer ( $\text{Al}_2\text{O}_3$ ) between Al and high- $k$  gate dielectrics.  
 $|\Delta G_f(\text{TiO}_2)| < |\Delta G_f(\text{ZrO}_2)| < |\Delta G_f(\text{Al}_2\text{O}_3)|$
- No interface oxide is observed for Ti-electroded high- $k$  gate stacks.
- Clear interface between  $\text{ZrO}_2$ ,  $\text{HfO}_2$ /Si substrate

# EELS of Ti-Electroded $\text{ZrO}_2$

EELS : collaboration with Prof. Susanne Stemmer (UCSB)





- **No detectable Ti in  $\text{ZrO}_2$ :** Ti solubility in  $\text{ZrO}_2$  is < 4 at% @1200°C.<sup>1</sup>
- **Significant amount of O in Ti metal electrode:** O solid solubility in Ti is ~ 49 at% without forming a Ti-oxide.<sup>2</sup>


<sup>1</sup> R. F. Domagala, S. R. Lyon, and R. Ruh, *J. Am. Ceram. Soc.* **56**, 584 (1973).

<sup>2</sup> L. Murray and H. A. Wriedt, *Phase Diagrams of Binary Titanium Alloys* (ASM International, Ohio, 1987).

# Thermodynamics of Ti-Electroded $\text{ZrO}_2/\text{HfO}_2$



## Overall Process



- $\text{TiO}_c$  is the Ti-O alloy and  $C$  is the concentration of oxygen in Ti
- According to Duhem-Margules Eq., the integral  $\Delta G_f(\text{TiO}_c)$  vs. oxygen concentration in Ti

$$\Delta G_{f,TiO_c}^0 = (RT/2) \int_0^C \ln P_{O_2}^{eq} dC^{\text{1}}$$

$$\ln P_{O_2}^{eq} = 21.34 + 12.45C + 2 \ln[C/(1-C)] - 131,200/T^{\text{2}}$$

**Strong driving force to proceed for all temperatures of interest in semiconductor processing up to solid solubility of O in Ti**

<sup>1</sup>O. Kubaschewski, C. B. Alcock, and P. J. Spencer, *Materials Thermochemistry* (Pergamon, Oxford, 1993), p. 35.

<sup>2</sup>W. E. Wang and Y. S. Kim, *J. Nucl. Mater.* **270**, 242 (1999); K. L. Komarek and M. Silver, in *Thermodynamics of Nuclear Materials* (IAEA, Vienna, 1962), p. 749.

# Summary I

- Microstructural and electrical properties of ALD-ZrO<sub>2</sub> and HfO<sub>2</sub>
  - as-deposited ALD-ZrO<sub>2</sub> (< 140 Å) is nanocrystalline in the tetragonal phase, and as-deposited ALD-HfO<sub>2</sub> is amorphous
  - the dielectric constant of ALD-ZrO<sub>2</sub> (~ 30) is higher than that of ALD-HfO<sub>2</sub> (~ 20)
  - the leakage current density at the same EOT is significantly lower for both oxides compared to SiO<sub>2</sub>
- Crystallization and microstructural evolution of amorphous HfO<sub>2</sub>
  - onset of crystallization during post-deposition anneal occurs at ~ 500°C
  - fully crystallized HfO<sub>2</sub> is composed of monoclinic and tetragonal phases
  - isothermal crystallization kinetics consistent with 2-D growth from initial population of HfO<sub>2</sub> nuclei
- Effect of HfO<sub>2</sub> crystallization on its electrical properties
  - *ex-situ* and *in-situ* annealing study showed negligible effect of microstructural change on the leakage current density and conduction mechanism
  - bulk or interfacial defects other than grain boundaries may control leakage

# Summary I

- Interface engineering of high- $k$  gate stack using a reactive metal electrode
  - Ti-electroded samples show lower EOT due to the removal of interfacial layer
  - Al-electrodes react with  $ZrO_2$  and form an  $Al_2O_3$  layer having a low dielectric constant at the dielectric/top electrode interface
  - Ti overlayers having a very high oxygen solubility, can effectively getter oxygen from the interface layer, thus decomposing  $SiO_2$  and reducing the interface layer thickness in a controllable fashion
  - any reduction of  $ZrO_2$  by Ti does not degrade MOSCAP electrical properties

# Outline

- Introduction
- Experimental
- ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Silicon Substrates
- ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Germanium Substrates
  - Locally epitaxial growth of ZrO<sub>2</sub> on HF-cleaned Ge
  - ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Ge with different surface treatments
- Conclusions

# Benefits of Ge Substrates


## Electronic Properties:

- More symmetric and higher carrier mobilities (low-field)  
=> more efficient source carrier injection due to lighter effective mass  
=> decrease of CMOS gate delay:


$$\frac{C_{LOAD}V_{DD}}{I_{DS}} = \frac{L_{gate} \times V_{DD}}{(V_{DD} - V_T) \times v_{inj}}$$

## Integration Problem:

- Lack of thermally stable and high quality gate dielectric (Ge-oxide)




(Sze, *Phys. of Semicond. Devs. 2nd Ed.*, p.46, 1981)




Possibility of better performance results by combining high-*k* gate dielectric and Ge substrate ?

# Surface Cleaning and Stability of $\text{GeO}_x$





(K. Prabhakaran, *Appl. Phys. Lett.* **76**, 2244 (2000) and *Sur. Sci.* **325**, 263 (1995))



- Common hexagonal phase of  $\text{GeO}_2$  is water soluble and volatile
- $\text{H}_2\text{O}$  removes  $\text{GeO}_2$  but not  $\text{GeO}$
- $\text{GeO}_x$  can be removed in vacuum at temperatures above  $430^\circ\text{C}$

# ALD-ZrO<sub>2</sub> on HF-last Ge Substrate




- ALD-ZrO<sub>2</sub> ( $\sim 55\text{\AA}$ ) was grown on vapor HF cleaned Ge (100)
- No interfacial layer and local epitaxial growth were observed
- One interfacial dislocation per every 10 (111) planes: matches with lattice mismatch between ZrO<sub>2</sub> and Ge ( $\sim 10\%$ ).


$$a(\text{tet-ZrO}_2)=5.07\text{\AA}, a(\text{Ge})=5.657\text{\AA}$$

# Epitaxial Relationship between $\text{ZrO}_2$ and Ge

ALD- $\text{ZrO}_2$   
(~55Å) on HF-  
last Ge (001)




ALD- $\text{ZrO}_2$   
(~68Å) on HF-  
last Ge (111)




- Majority of film has the epitaxial orientation relationship (001) [100]  $\text{ZrO}_2$  // (001) [100] Ge, (111) [111]  $\text{ZrO}_2$  // (111) [111] Ge ; also a polycrystalline component
- Tetragonal or cubic phase (ALD- $\text{ZrO}_2$  on Si is tetragonal)

# C-V Characteristics of ALD-ZrO<sub>2</sub> on Ge


ZrO<sub>2</sub> (~55Å) on HF-cleaned Ge



ZrO<sub>2</sub> (~55Å) on H<sub>2</sub>O-cleaned Ge




ZrO<sub>2</sub> (~55Å) on native oxide Ge





- High dissipation factor and frequency dispersion inhibit obtaining accurate EOT.
- EOT was approximated from 10kHz CV data due to the high frequency dispersion.
- Large hysteresis and frequency dispersion due to high defect density.
- Increase of inversion capacitance may result from the increase of minority carrier generation.

# J-V Characteristics of ALD-ZrO<sub>2</sub> on Ge





- ZrO<sub>2</sub> on Ge samples show a slightly higher leakage current behavior compared to same physical thickness ZrO<sub>2</sub> on Si.
- Significantly lower leakage current considering the reduced EOT, which results from the absence of a thick dielectric/substrate interfacial oxide layer.
- The breakdown field is quite small (< 5 MV/cm).

# C-V Characteristics of HfO<sub>2</sub>/Nitrided Ge



- RTP nitridation : NH<sub>3</sub>, 60sec with different temperatures after HF stripping of Ge
- Negligible hysteresis and frequency dispersion.
- The increase of minority carrier generation is efficiently suppressed.
- Excessive nitrogen incorporation increases the density of N-related interface defect states.





# J-V and Microstructure of $\text{HfO}_2$ /Nitrided Ge



- Nitridation formed a thin ( $11 \sim 12 \text{ \AA}$ ) interfacial oxide ( $\text{GeO}_x\text{N}_y$ ).
- Smooth and uniform growth of ALD- $\text{HfO}_2$  on a nitrided Ge.
- Nitridation temperature does not have an effect on the leakage current.
- Leakage current density is similar with the  $\text{HfO}_2/\text{Si}$  gate stack at the same EOT.

# MEIS Analysis of ALD-HfO<sub>2</sub> on Nitrided Ge

*MEIS : collaboration with Dr. Mann-Ho Cho (KRISS)*



- Distinctive diffusion of Hf atoms into the substrate interface is seen without a barrier layer ( $\text{GeO}_x\text{N}_y$ ) present.
- Interfacial  $\text{GeO}_x\text{N}_y$  acts as a diffusion barrier for metal impurities.

# Summary II

- ALD-ZrO<sub>2</sub> on HF-last Ge grows with locally-epitaxial relationship
  - gate dielectric/substrate interface appears nearly atomically-abrupt
  - (001)/<100> ZrO<sub>2</sub> // (001)/<100> Ge and (111)/<111> ZrO<sub>2</sub> // (111)/<111> Ge orientation relationship
  - no observable interfacial oxide was detected using cross-sectional TEM and XPS depth profiling
- Promising electrical properties with ALD-HfO<sub>2</sub> on nitrided Ge
  - HF-cleaning, H<sub>2</sub>O-cleaning, chemical oxide consistently show large hysteresis, frequency dispersion, and inversion capacitance increase
  - negligible hysteresis and frequency dispersion are obtained through direct surface nitridation of Ge before high-*k* deposition
  - leakage current is comparable to that of high-*k*/Si
  - interfacial GeO<sub>x</sub>N<sub>y</sub> layer is acting as a diffusion barrier for metal impurities
  - large amount of nitrogen generates N-related defects at the interface

# Conclusions

- A laboratory-scale ALD system using metal chloride and H<sub>2</sub>O precursors was built and ZrO<sub>2</sub>/HfO<sub>2</sub> deposition processes were optimized.
- Microstructural and electrical properties of ALD-ZrO<sub>2</sub> and HfO<sub>2</sub> on Si were characterized and compared.
- Crystallization kinetics of ALD-HfO<sub>2</sub> and the effects of crystallization on gate stack electrical properties were studied.
- A new interface engineering technique using reactive metal electrodes proved the possibility of controllable removal of dielectric/silicon interface layers.
- High-*k* dielectrics were applied to Ge substrates and improved the electrical properties when an oxynitride interface layer was present.
- Various other applications of ALD high-*k* films, such as nanolaminates, CNT transistor, Ge-nanowire transistor, and area-selective ALD were demonstrated.