


Challenges of Emerging Nanotechnologies for Low Power High Performances Logics


**Wilman Tsai
Intel Corporation**

**NSF/SRC Engineering Research Center for Environmentally
Benign Semiconductor Manufacturing**

Feb, 2006




Transistor Scaling and Future Options



New Research Should be Directed Toward 22nm and Beyond

- Environment
 - 2 billion transistor chips
 - > 25 GHz clock speed
 - MOS gate dimensions < 10nm, EOT < 0.5nm
 - < 0.8 V operation
- Revolutionary, new Cool Ideas for high speed logic, memory
 - Very low impedance interconnect
 - High speed/low power transistor alternatives
 - Thermal and power delivery solutions
 - Stable, fast memory cell/architecture
- Encourage work on CMOS extensions and novel technologies that are compatible with silicon infrastructure
 - **High mobility channel devices, e.g. nanowire, Ge, III-Vs**
 - Devices beyond CMOS, with collateral interconnect, memories...




High k-metal gate Si transistor



- Example of high-performance CMOS transistors on bulk-silicon with high-K/metal-gate
 - Correct V_{TH} 's, high-mobility, low gate leakage


R. Chau et al., EDL, 25, p408 (2004)

Planar vs non-Planar Si transistor




- Need to benchmark emerging non-Si nanoelectronic devices versus these conventional planar and non-planar Si NMOS transistors


Device Evolution and Challenges



Can happen
as early as
2007




2013





Conventional planar

Very conventional
processing (being
done in 300mm Fab)



Si Tri-gate Architecture



Many fundamental
material issues to overcome

- chirality issue
- positioning issues
(require >10 billion gates)


Why IIIV compound semiconductor ?

	Si	GaAs	In _{.53} Ga _{.47} As	InAs	InSb
Electron Mobility (cm²V⁻¹s⁻¹) $n_s=1\times 10^{12}/\text{cm}^2$	600	4,600	7,800	20,000	30,000
Electron Saturation Velocity (10 ⁷ cm/s)	1.0	1.2	0.8	3.5	5.0
Ballistic Mean Free Path (nm)	28	80	106	194	226
Energy Band-gap	1.12	1.42	0.72	0.36	0.18

Channel Material Properties at 295K

InSb shows the highest room temperature electron mobility, but also the lowest energy band-gap


High mobility channel devices using III-V compound semiconductor



R. Chau et al ICSICT, 2004

III-V (InSb, InAs) devices show significant CV/I improvement over Si
III-V devices have >50X higher effective n-ch mobility than Si
and operated at low VCC = 0.5V



III-V Nanoelectronics: Low Energy-Delay Product



- Of all the III-V quantum-well systems, InSb QW has the lowest energy-delay product [highest electron mobility, lowest band gap, lowest V_{CC} (0.5V)]
- InGaAs QW is also important for low V_{CC} (0.5V-0.7V)

Low power-high performance III-V FET Devices

Top-Down Approach: conventional litho/pattern techniques



S. Datta, R. Chau et al.
ICSICT 2004, Beijing.


World's first depletion-mode InSb NMOS research transistors demonstrated with 200GHz cut-off frequency (FT) achieved at V_{cc} = 0.5V

Challenges of Heterogeneous Integration of IIIV/Si

- Self aligned architecture to minimize parasitics and footprint
- Lg Scalability
- IIIV epi growth on 300 mm Si
- P channel device (strain in IIIV ?)
- Low Conduction Band density of states ?
- High k on IIIV (last but definitely not least)

Logic Suitability of InGaAs HEMT

MIT - J. Alamo



- III-V QW devices show very high performance at low V_{cc} (0.5V), compare favorably with 65 nm Si CMOS



D. Kim, J. Alamo et al., IEDM 2006

$@V_{dd}=0.5\text{ V}$	L_g [nm]	I_{on} (mA/mm)	I_{leak} (nA/mm)	S (mV/dec)	DIBL (mV/V)	V_t (V)
InGaAs HEMT	60	370	300	88	93	-0.02
65 nm CMOS (low power)	55	150	300	90	80	0.5

For the same I_{leak} , 60 nm InGaAs HEMT yields 45% more I_{ON} than 65 nm CMOS

Logic Suitability of InGaAs HEMT



MIT - J. Alamo



- III-V QW devices show very high performance at low V_{cc} (0.5V), compare favorably with 65 nm Si CMOS

Grand Challenge in III-V Nanoelectronics: Compatibility of III-V and High-K/Metal-gate Stack



AlInSb/High-K/metal-gate



Fermi level pinning at insulator can turn off underlying enhancement mode channel and increases large resistances, it is critical to understand the underlying mechanism....



DFT Calculation of DOS and PDOS for O₂/GaAs

M.J. Hale et al.
J. Chem. Phys.
vol. 119, p. 6719
(2003)




O₂/GaAs: Pinned Site is on the Ga atoms bonded to two oxygen atoms not on the oxygen atoms or excess arsenic

DFT Calculation of DOS of $\text{Ga}_2\text{O}/\text{GaAs}$ Interface



$\text{Ga}_2\text{O}/\text{GaAs}$: The oxygen bonded Ga has no states in the bandgap

A. Kummel, UCSD




STS $(dI/dV)/I/V$ Studies to show Fermi level pinning and unpinning


- O_2 or O dosing pins the Fermi level. The OV position is mid-gap for both n-type and p-type wafers
- The Ga_2O deposition leaves the surface unpinned. The OV position moves from the valence to the conduction band edge when comparing p-type and n-type wafers

Ga₂O & In₂O on InGaAs(100)

A. Kummel, UCSD




- DFT shows that Ga₂O and In₂O on InGaAs(100) to be un-pinned. STM experiments in progress.







$\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ and JVD (MAD) Si_3N_4 on InGaAs


Tsinghua- M. Hong, J. Kwo, Yale – T.P. Ma, Intel- J. Zheng




MOS diode made of Au/Al₂O₃-In_{0.15}Ga_{0.85}As



M. Hong et al.,
ECS, Los Angeles,
2005




Dit's for ALD-Al₂O₃/InGaAs and for UHV deposited Ga₂O₃ (Gd₂O₃) on GaAs




In-situ Fabrication: UHV Integrated MBE IIIV-high k

Fermi Level Pinning Issue




O₂ or O dosing pins the Fermi level in mid-gap




Fermi level control options:

Control of interface atomic structure
(e.g. "good" Ga₂O)



From Kummel, et al., JCP, 2003

Prevention of interface oxidation
(e.g. passivation with Si)




approach 1

1. MBE *in-situ* passivation with α -Si (SUNY):

- MBE of α -Si near room temperature (high As content in a-Si)
- Si remains amorphous even at high temperatures (up to 800°C)



Published: S. Oktyabrsky, V. Tokranov, M. Yakimov, R. Moore, S. Koveshnikov, W. Tsai, F. Zhu, and J.C. Lee, "High-k gate stack on GaAs and InGaAs using in situ passivation with amorphous silicon." Materials Sci. Eng. B, **135** 272-276 (2006).

High-k Deposition Options:



GaAs with MBE Si and *ex-situ* HfO₂ gate stack

- 2.5 nm a-Si layer and 10 nm PVD HfO₂
- 3 days air exposure prior to PVD





- Sharp GaAs/Si interface
- Si layer is partially oxidized
- High As content in Si layer

Published: S. Oktyabrsky, V. Tokranov, M. Yakimov, R. Moore, S. Koveshnikov, W. Tsai, F. Zhu, and J.C. Lee, "High-k gate stack on GaAs and InGaAs using *in situ* passivation with amorphous silicon." Materials Sci. Eng. B, **135** 272-276 (2006).

Role of α -Si in preventing Fermi level pinning


- GaAs samples without and with Si
- 20 minutes sample transfer from MBE to XPS

Angle-resolved XPS:





- XPS at glancing angle gives ~30-50 at. % of As
- AsSiO_x in Si is different from AsO_x in GaAs
- Si layer is partially oxidized


Role of α -Si in preventing Fermi level pinning



Si partially oxidized – Fermi level is **not** pinned




Si is fully oxidized – Fermi level is pinned



Scaling of *in-situ* α -Si and *ex-situ* HfO_2

α -Si scaling (10 nm HfO_2)


- *ex-situ* HfO_2 by PVD in Ar/O₂ plasma
- PDA at 600°C/5min in N₂
- TaN as a metal gate



Minimum Si Cap thickness to prevent Fermi level pinning is ~ 1.5 nm

HfO_2 scaling (1.5 nm Si)

Hysteresis dependence on HfO_2 thickness in n-MOSCap




- k-value of the HfO_2 gate oxide $\sim 21-22$
- Oxidized Si is a part of gate stack
- Hysteresis increases with HfO_2 thickness


Alternative High-k dielectric to reduce oxide charge

Published: F. Zhu, S. Koveshnikov, I. Ok, H.S. Kim, V. Tokranov, M. Yakimov, S. Oktyabrsky, W. Tsai and J. C. Lee , "Enhancement and Depletion-mode GaAs N-MOSFETs with stacked HfO₂/Y₂O₃ gate dielectric," Device Research Conference, 83 (2006)


HfO₂



Y₂O₃



HfO₂/Y₂O₃




- ◆ Reduced hysteresis for Y₂O₃ based High-k
- ◆ Negligible hysteresis suppressed charge trapping occurring in HfO₂/Y₂O₃ high-κ gate stack.

Our approach 2:

2. PVD *ex-situ* passivation with Si, Ge, or Si/Ge (UT):




- Chemical passivation of III-V with $(\text{NH}_4)_2\text{S}$
- PVD of Si or Ge at 400°C
- PVD High-k deposition without exposure to air

High-k Deposition Options:




PVD HfO₂ / Si, Ge Passivated GaAs and InGaAs

UT Austin- J. Lee, SUNY- S. Obtyabrsky, Intel-S. Koveshnikov





H. Kim, J. Lee et al ,DRC Conference 2006
I. Ok, J. Lee et al., IEDM 2006


- Various interface layer (a-Si, SiGe, Ge) have been shown to un-pin IIIIV surfaces.
- Ge IPL: EOT of ~ 11 Å and leakage current ~ 10⁻⁶ A/cm² with 70 Å thick HfO₂ layer.
- self aligned inversion n and p HfO₂-GaAs MOSFET with low D_{it}, ~5% frequency dispersion with 900C PMA demonstrated.



Enhancement Mode MOSFET




EOT vs HfO₂ thickness



ALD high k on IIIV- Termination/Passivation


UCSD: A. Kummel, Stanford: J. Harris, Intel: N. Goel

Filled State




Cl/InAs(100)-4x2, In-rich reconstruction

Filled State



Empty State



- On InAs(100)-4x2, filled state (DOS) STM shows Cl bonds to the In-In row dimers – dark spot in filled state STM
- Empty state STM shows Cl doesn't etch the InAs(001)-4x2 –empty state STM looks clean
- Cl termination may be beneficial for initiating ALD.



Winn, Shin, Kummel/ UCSD : Cl/InAs(001)-(4x2)

ALD high- κ dielectrics

- ALD dielectric deposition on *exsitu* chemically precleaned III-V surface is attractive and relatively easier to integrate into current production facility
 - Low D_{it} , hysteresis and frequency dispersion needed
 - ALD dielectrics (eg: Al_2O_3 and HfO_2) integration on III-V samples is feasible with optimized precleaning techniques and conditions like annealing

N. Goel, W. Tsai, et. al. Appl. Phys. Lett. 89, 163517 (2006)

Un-pinned InGaAs interface with ALD HfO₂



ALD HfO₂ on wet chemical precleaned InGaAs

Frequency dispersion
< 3% per decade



Hysteresis

~ 100 mV



Interface state density, D_{it}
 $\sim 8 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}_{32}$
(near midgap)

Un-pinnind SiN/GaAs Interface for Enhancement-Mode MISFET

T.P. Ma -Yale , Intel: J. Zheng




Cross-Section of MAD Si_3N_4 on GaAs



Questions ?

How About Hole Mobility and P-ch FET ?





Source: R. Chau, S. Datta, A. Majumdar,
Technical Digest, CSICS 2005, pp. 17-20


- III-V materials show hole mobility comparable to Si
- Improve hole mobility in III-V via compressively strained III-V quantum wells and/or other means (???)
- Find the right p-ch FET using other materials for the CMOS (?)

Strained InGaSb quantum wells for IIIV p-FET

NRL-B. Boos, B. Bennett



Quantum Well Mobility at 300 K



**Initial p-mobility~1000-1500 cm²/Vs,
will need to reduce dislocation
density in the channel. (1e12 cm⁻²)**

B. Bennett et al., EMC Conference, 2006

Luo et al., EDL 11, 567 (1990)




Klem et al., JEM 22, 315 (1993)

Challenges of Germanium Devices


- ❑ Substrate/Dielectric Interface Passivation and High-k Compatibility
 - ❑ Differences between ALD, PVD, and MBE high-k?
 - ❑ Sufficient fundamental understanding on the atomic scale?
- ❑ NMOSFET Demonstration
 - ❑ Practical or fundamental barrier?
 - ❑ Ge PMOS + III-V NMOS?
- ❑ Short Channel Device Demonstration
 - ❑ Detrimental BTBT in short Lg with low Eg?
 - ❑ Hole mobility gain in long Lg repeatable in short Lg?

High-k on Ge Interface Engineering


- Proper interface engineering should be exercised to optimize performance (e.g. NH₃, SiH₄, PH₃, AlN etc.)



(Chui *et al.*, IEEE EDL, 25, 274 (2004))



(Bai *et al.*, VLSI Symp., 121 (2003))



(Whang *et al.*, IEEE IEDM, 307 (2004))






Fig. 4. x-TEM images of HfO_2 layers on Ge, deposited by MOCVD, ALD and MBD. The interfacial layer thickness is also indicated.

M. Caymax et al, e-MRS, 06

- Si passivation → major improvement








Excellent interface control w/o alternate passivation (NH₃)




J. Oh, P. Majhi et al., SISC 2006

Better EOT Scalability vs. High-k on Si

- Thinner interfacial layer achievable with the same high-k gate stacks on Ge





(Yamata *et al.*, JJAP, 44, 2323 (2005))



(Van Elshocht *et al.*, APL, 85, 52 (2004))


Facts About *N*-type Dopants in Ge

- Lower solid solubility for *n*-type dopants in Ge than in Si
 - P ($\sim 2 \times 10^{20} \text{ cm}^{-3}$), As ($\sim 1 \times 10^{20} \text{ cm}^{-3}$), and Sb ($\sim 1 \times 10^{19} \text{ cm}^{-3}$)
- Higher dopant diffusivities in Ge than in Si
 - *P*-dopant diffuses much slower than *n*-type dopants, opposite trends vs. Si



(Dunlap, *Phys. Rev.*, **94**, 1531 (1954))


Fundamental Issues of Ge N-MOSFETs



Key results: Poor Ge n-FET results explained: (i) poor n-dopant activation due to solid-solubility limit, and (ii) S/D junction over-dosage

Key results: Higher D_{it} near the conduction band edge for different dielectrics

Recommendation:
Consider buried-channel structures



Ge NFET: Progress and Understanding

Drive-Current Enhancement in Ge n-Channel MOSFET Using Laser Annealing for Source/Drain Activation

Qingchun Zhang, Jidong Huang, Nan Wu, Guoxin Chen, Minghui Hong,
L. K. Bera, and Chunxiang Zhu, *Member, IEEE*

- Performance enhancement from novel anneal method




Fig. 5. Extracted electron mobility as a function of the effective electrical field for Ge nMOSFETs with LA and RTA S/D activation as well as a HfO₂/Si control device.

The Electrical Properties of HfO₂ Dielectric on Germanium and the Substrate Doping Effect

Weiping Bai, Nan Lu, Andrew P. Ritenour, *Member, IEEE*, Minjoo Larry Lee,
Dimitri A. Antoniadis, *Fellow, IEEE*, and Dim-Lee Kwong, *Senior Member, IEEE*

- influence of substrate type (high defects maybe extrinsic, due to interaction)







Fig. 10. C-V characteristics at 10 kHz, 100 kHz, and 1 MHz measurement frequencies for the devices on different types of substrates: (a) n-type; (b) low doped p-type; (c) high doped p-type; and (d) higher doped p-type. HfO₂ was deposited by CVD with SN treatment.

Surface-Channel Ge P-MOSFETs

MIT- A. Ritenour, D. Antondias,
NCSR- A. Dimoulas
Intel- R. Lei, W. Tsai



- Demonstrated $\text{EOT} \sim 8 \text{ \AA}$ with QM correction; $\sim 2x$ hole mobility enhancement over HfO_2/Si control
- Issues: $\sim 4x$ expected, possibly due to high D_{it}




Appl. Phys. Lett.
2006

IMEC Ge pMOSFET

IMEC: M Meuris, M Heyns



Intel: D Brunco, P Zimmerman




Hole mobility vs effective field




P Zimmerman *et al.*, IEDM 2006

- Ge pMOS mobilities up to 358 cm²/Vs at 12 Å EOT with a gate leakage less than 0.01 A/cm² at $V_t + 0.6$ V. (6 ML of Epi-Si)
- High performance Ge pMOS transistors with L_g from 10 to 0.125 μm. (future target L_g to 50 nm)







Key results: Sub-micron GOI n- and p-FETs demonstrated; high drive current in p-FET





Ge Heterostructure MOSFET to improve transport and electrostatics , Stanford: K. Saraswat



Key results: Strained QW Si/SiGe/Si channel p-FET demonstrated with 4x hole mobility boost

Strained-Ge Bulk PMOS on Relaxed Si




High mobility due to:

- ✓ Strain in Ge
- ✓ Reduced scattering due to
 - reduced E-field in Ge
 - channel being away from the interface


Low S/D leakage due to:

- ✓ Reduced E-field in Ge
- ✓ $E_g \uparrow$ due to confinement of Ge film

SEMATECH Results on Strained Quantum Wells




Source: P.Majhi SEMATECH/Intel



- Low I_{off} while maintaining high mobility demonstrated in strained QW's


Summary

- Non-Si channels is critical to CMOS extension and will require a collective efforts within universities , research consortia and device communities to address the various fundamental challenges.




Materials Structures and Devices Focus Center

2006 MSD Focus Center Theme II Kickoff Workshop



IMEC and RIBER collaborate on Ge and III-V devices for the sub-22nm node



- DARPA's COSMOS Compound Semiconductor on Si