Novel Contact Technology in Metal/Ge Schottky Junction for Metal Source/Drain Ge NMOSFET Application

M. Kobayashi*, A. Kinoshita, K. Saraswat, H. –S. P. Wong and Y. Nishi Stanford University

ERC Teleseminar July 10th 2008

Outline

- Introduction
 - Ge MOS technology and issues
- Motivations and Objectives
 - Metal/Ge Shottky junction
- Experimental results and discussions
 - Schottky barrier modulation
- Conclusions



Introduction: Ge MOS technology

- Ge channel is one of the promising technology booster beyond 32nm node
 - High electron/hole mobility → CMOS integration
 - Smaller $E_a \rightarrow$ Possible voltage scaling
 - Low melting point → Low process temperature
 - Compatible with silicon VLSI technology

Material→ Property	Si	Ge	GaAs	InAlAs	InSb
Electron mobility	1600	3900	9200	40000	77000
Hole mobility	430	1900	400	500	850
Bandgap (eV)	1.12	0.66	1.424	0.36	0.17
Dielectric constant	11.8	16	12.4	14.8	17.7

Introduction: Challenging issues

- Superior Ge PMOSFETs* are reported, while Ge NMOSFET is not
 - Challenging issues for Ge NMOSFET
 - Interface property of Ge gate stack
 - High Dit near conduction band degrades electron mobility by Coulombic scattering**
 - Not so high mobility gain without strain
 - Low activation of n-type dopant
 - Increase S/D resistance and junction leakage
 - Shallow junction formation is also challenging

- *P. Zimmerman et al., IEDM 2006, T. Yamamoto et al., IEDM 2007
- **D. Kuzum et al., IEDM 2007

Motivation

- Metal S/D can be a key break-through
 - Reduce S/D series resistance, shallow junction and possible solution for source-starvation*
 - Design parameter: Schottky barrier height
- However, Fermi-level pinning at metal/Ge Schottky junction is a big obstacle *M. V. Fischetti



Objectives

- Systematic study on the characteristics of metal/Ge Schottky junction
- Develop the new technique to mitigate Fermi-level pinning by using interfacial layer
- Metal S/D Ge NMOSFET implementation

Fermi-level pinning in metal/Ge Schottky junction

- Small E_g Ge suffers from high MIGS density

 Pin metal Fermi-level near charge neutrality level*
- Ultrathin interfacial layer can prevent free electron wavefunction penetration** *D. Han et al.,



Schottky diode fabrication

Schottky diode process flow Starting wafer: Ge 1x10¹⁵cm⁻³ doped O2 plasma and HF/HCI cyclic clean/passivation **Sputter SiN deposition** In-situ high vacuum annealing in sputter system **Depassivation of CI termination** \bullet Desorption of GeOx SiN sputter in N ambient SiN Ge Uniform and fully amorphous ~ 1.5nm **Metal deposition**

ΑΙ

7/2(

Measurement

- Simple I-V measurement
- 4 terminal measurement
 - Use for specific contact resistance





Schottky barrier height estimation

Thermionic emission model with ideality factor

Schottky barrier height extraction method $J = A^* \exp\left(-\frac{\Phi_B^{eff}}{k_B T}\right) \exp\left(\frac{eV}{nk_B T}\right) \left[1 - \exp\left(-\frac{eV}{k_B T}\right)\right]$ **Transform** $1 - \exp(-\frac{eV}{k_BT}) = \ln(A^*T^2 \exp(-\frac{\Phi_B^{eff}}{k_BT})) + \frac{eV}{nk_BT}$ ln Obtain <u>*n*</u> from slope Take J intercept as B $B - \ln T^2 = \frac{\Phi_B^{eff}}{1 - 1} + \ln A^*$ Arrhenius plot $\downarrow k_B T$



Al/SiN/n-Ge Schottky diode (2)

 Transport mechanism changes from rectifying, ohmic and to symmetric tunneling





Al/SiN/n-Ge Schottky diode (3) Contact resistance has minimum

- Two mechanisms are competing

MIGS density reduction and tunnel resistance



Al/SiN/n-Ge Schottky diode

- Ideality factor is largely deviated from ideal 1.01 at minimum Rc
 - Analytical calculation result agrees with experiment
 - Transport mechanism is dominated by ohmic



Schottky barrier height modulation

- Schottky barrier height has minimum
 - Next increase is due to finite SiN tunnel barrier
 - Subsequent decrease is probably due to Poole-Frenkel emission and model is corrupted





Schottky barrier height modulation

Contact resistance / Schottky barrier height

 Good exponential correlation between Rc and





Metal S/D Ge NMOSFET

Fabrication process flow O2 plasma and HF/HCI cyclic clean/passivation Thermal oxinitridation at 600°C LTO and hard mask deposition Hard mask anisotropic etch SiN liner` LTO/GeON isotropic etch Wet treatment **SiN liner deposition** Al metal gate and S/D deposition









Metal S/D Ge NMOSFET

I_d-V_d characteristics – No significant S/D series resistance





Conclusions

- Characterize metal/SiN/Ge Schottky diode
- Ultrathin interfacial layer effectively release Fermi-level pinning and lower Schottky barrier height
- Demonstrate well-behaving metal S/D Ge NMOSFET
- This technology is feasible to high-k /metal gate and 3D IC system which require low thermal budget



Supplement

Er/SiN/Ge Schottky diode (1)

- Reverse bias diode current has maximum



Er/SiN/Ge Schottky diode (2)

Contact resistance has minimum

Two mechanisms are competing

 MIGS density reduction and tunnel resistance



Er/SiN/Ge Schottky diode (3)

 Potential injection velocity enhancement due to negative Schottky barrier height

